One of the transistors in an integrated circuit fabricated with graphene as the current controlling element, is investigated during its operation, using a chemical tool, XPS. Shifts in the binding energy of C1s are used to map out electrical potential variations, and compute sheet resistance of the graphene layer, as well as the contact resistances between the metal electrodes. Measured shifts depend on lateral positions probed, as well as on polarity and magnitude of the gate-voltage. This non-contact and chemically specific characterization can be pivotal in diagnoses.
Introduction
After the discovery of the two-dimensional honeycomb structured carbon about a decade ago, colossal academic activity has been witnessed around a single or few-layers of graphene. [1, 2] Even a greater activity has also been devoted to the technological developments in terms of incorporation of graphene to the existing and well-developed infra-structure.
[3e6] For characterization of the materials involving graphene, and more importantly, the devices fabricated from them, in addition to electrical, chemical characterization is also needed. In that respect, most of the commonly utilized optical techniques can only give indirect information about the electrical properties seeked.
[7e14] Similarly, information derived using the conventional and powerful electron spectroscopic techniques, like Auger (AES), Ultra-Violet (UPS), and X-ray (XPS) photoelectron spectroscopies are also indirect, when it comes to electrical properties.
[15e19] However, under appropriate conditions, all of the electron spectroscopic techniques are capable of reflecting local electrical potentials developed, intentionally or not, on the analyzed material or the device, since such potentials are embedded into the measured kinetic energy of the ejected electrons. Accordingly, difference between the obtained binding energy and the tabulated one gives the chemically-addressed local electrical potential, which has been extensively utilized by our group and others to harvest electrical information, difficult to obtain by other methods.
[20e23] Using this methodology, we have previously reported on analyses of a device using graphene as the resistive sheet between the two electrodes, [20] and in another device where the graphene layer was operated in the back-gated transistor geometry. [21] The present work extends it to analyze one of the transistors of the 64 elements of an IC-device, where C1s binding energy position is measured with lateral resolution to probe and map-out electrical properties of the transistor. Investigation of a single element out of the 64, is presented as "a proof of principle", since extension to the others are straightforward.
Experimental details
A picture of the device together with a survey XP spectrum of a graphene-only region is given in Fig. 1(a) , where the dominating O1s feature belongs to the SiO 2 substrate, since probe depth is about 10 nm, but the C1s peak has the peak position of graphene at 284.7 eV. We synthesize single layer graphene on an ultra-smooth copper foil (purchased from Mitsui mining and smelting company, LTD, B1-SBS) by using a chemical vapor deposition (CVD) system connected to a vacuum pump. We heat up copper foils to 1035 C under 100 sccm H 2 flow. We, then, grow graphene by flowing 10 sccm CH 4 to the chamber for 1 min at that temperature. The partial pressures of the H 2 and CH 4 are 1.5 Torr and 3 Torr, respectively, during the growth process. We cool down the chamber at a rate of 10 C/s to room temperature, while 100 sccm H 2 flows. To transfer graphene on SiO 2 substrates, we first coat the copper foil with the Shipley 1806 resist and dry them by annealing overnight at 80 C. Then, we etch the graphene grown copper in FeCl 3 aqueous solution. After washing and drying the resist-graphene stack, we put it on SiO 2 substrate and heat the resist-graphene-SiO 2 stack at 70 C for 2 min and at 120 C for 20 s. This process ensures that the resistgraphene stack perfectly sticks to the SiO 2 surface. We dissolve the dry resist with acetone and finally obtain a graphene transferred on SiO 2 substrate. To fabricate back-gated graphene transistors on Si þ / SiO 2 substrate, we evaporate 50 nm Au for source and drain contacts to the graphene. After isolating each transistor channel with a reactive ion etching (RIE) process, we evaporate 5 nm-Ti and 100 nm-Au to extend the area of source and drain contacts.
Mechanically strong metal contacts are required for wirebonding. The fabricated transistors used in this work have 0.5 mm channel width and 1.0 mm channel length. Schematic drawing of the fabricated transistors is shown in Fig. 2(a) . To measure the electrical performance of the fabricated transistors, we use HP-4153 probe station.
Results and discussion
We apply À1 V bias between the source and drain electrodes and measure the current as a function of the gate voltage, shown in Fig. 2(b) . The result of the electrical-only measurements indicates the Dirac point to be near 0 V, and other Current-Voltage characteristics are depicted in Fig. 2(c) . The calculated field effect mobility of the device used in this study is around 820 and 600 cm 2 /V for holes and electrons, respectively (see the Supplementary Information (SI) section and Fig. S1 ), where the mobility is calculated using the maximum transconductance of the device. Once the integrity of the transistors has been established by electrical measurements, further contacts are attached for XPS characterization, a picture of which was given in Fig. 1 . The entire IC is inserted into the analysis chamber of the Thermo Fisher K-Alpha X-ray photoelectron spectrometer, which uses monochromatic AlKa (hy ¼ 1486.6 eV) as the excitation source. Some of the measurements are done only in the source-drain, while the other in the source-drain-gate geometry. Therefore, the instrument is modified to provide two external voltage biases, where one is used as the source and the other as the gate, while the drain is grounded. Using the intensity of the O1s peak of the substrate and the C1s of graphene from the survey spectrum of the graphene-only region shown in Fig. 1 , it is possible to estimate the thickness of the graphene layer as~1.1 nm. Computational details are given in the SI section.
In Fig. 1 , areal intensity (computed area) maps of the entire IC recorded in the snap-shot mode with 200 mm X-ray spot size and 200 mm steps are also shown for the Au4f and C1s peaks. Since the probe depth of XPS is about 10 nm, gold electrodes and also the gold wire connections are easily identified, while carbon is everywhere. It is also possible to record the data with smaller spot size (50 mm) of and steps (50 mm), and zooming to only one of the transistors, as shown in Fig. 3 , where the intensity of the C1s and Au4f are shown as areal maps (a) and (c). In the same Figure the peak positions are shown as regular scanned spectra recorded in the line-scan mode with inherently better precision in (d) and (f), while a þ3 V bias is applied to the source electrode, and both the drain and the gate are grounded. The extracted binding energies are shown in Fig. 3(e) for both peaks as a function of lateral position, and the actual spectra are reproduced in the SI section as Fig. S3 . The binding energy of the Au4f 7/2 peak, which is commonly used as a reference, is 84.00 eV, and it is exactly what is measured at the grounded electrode. However, it is measured as 86.94 eV at the source, yielding a difference of 2.94 eV which reflects faithfully the applied voltage bias of þ3 V, within the precision of our measurements. The measured difference in the position of the C1s peak across the electrodes is less precise and is 2.6 eV, i.e. 0.3 eV less. This small but significant difference can be attributed to the contact resistance(s) between the graphene and the gold electrodes, since application of 3 V causes a sizable current of~2.6 mA, passing between the metal electrodes, consistent with the geometry of the graphene layer. The contact resistance, especially in devices with smaller dimensions is known to adversely affect the performance. [24e30] Therefore, location, as well as information related with its chemical nature is highly desirable. Besides the conventional electrical-only measurements, Kelvin probe force microscopy is the only other tool which can locate and quantify contact resistance(s), [27] but again it, too, falls short when it comes to chemical specificity. Hence use of XPS for this purpose is very unique.
In order to harvest the effect of gating, instead of applying a voltage bias, a current bias needs to be imposed, since the gate is the current controlling element of the circuit, which requires two biases. That is what is implemented for the data shown in Fig. 4 , where a constant voltage bias of þ3 V is applied to the source through a precision 1 kU series resistor, and a second variable voltage bias is applied to the gate, while grounding the drain, as schematically shown in the same figure. Here again, the voltage drop across the gold electrodes, as well as the potential variations through the graphene sheet, under three different gate voltages, are measured through the positions of the Au4f 7/2 and C1s peaks, respectively, which are given in Table 1 . Using these data together with a simple equivalent circuit model, both the sheet as well as the contact resistances can be obtained for all 4 different operational conditions of the transistor, in an all non-invasive fashion (details are given in the SI section). The values obtained are consistent with our previous electrical-only measurements, [29] and also with reported ones. It must also be stressed that extracted values of the transistor using XPS, as given in Table 1 , differs from those depicted in Fig. 2 using electrical means. Such a difference is common since, the XPS measurements are performed in vacuum, in the absence of air and humidity, whereas the electrical measurements are carried out in air ambient, and the position of the Dirac point can deviate significantly between the two diverse conditions.
Conclusions
In summary, through application of electrical bias, XPS is shown to be able to extract electrical parameters of an isolated graphenebased transistor of a 64-element IC during its operation in a chemically specific and non-contact fashion. 
